TEST - Catálogo BURRF
   

Constraint-Based Verification / by Jun Yuan, Carl Pixley, Adnan Aziz.

Por: Colaborador(es): Tipo de material: TextoTextoEditor: Boston, MA : Springer US, 2006Descripción: xii, 253 páginas, recurso en líneaTipo de contenido:
  • texto
Tipo de medio:
  • computadora
Tipo de portador:
  • recurso en línea
ISBN:
  • 9780387307848
Formatos físicos adicionales: Edición impresa:: Sin títuloClasificación LoC:
  • TK7888.4
Recursos en línea:
Contenidos:
Constrained Random Simulation -- High Level Verification Languages -- Assertion Languages and Constraints -- Preliminaries -- Constrained Vector Generation -- Constraint Simplification -- More Optimizations -- Constraint Synthesis -- Constraint Diagnosis -- Word-Level Constraint Solving.
Resumen: Constraint-Based Verifcation covers the emerging field in functional verification of electronic designs thats is now commonly referred to by this name. Topics are developed in the context of a wide range of dynamic and static verification approaches including stimulation, emulation and formal methods. The goal is to show how constraints, or assertions, can be used toward automating the generation of testbenches, resulting in a seamless verifcation flow. Topics such as verification coverage, and connection with assertion-based verification are also covered. Constraint-Based Verification is written for verification engineers, as well as researchers - it explains both methodological and technical issues. Particular stress is given to the latest advances in functional verification.
Valoración
    Valoración media: 0.0 (0 votos)
No hay ítems correspondientes a este registro

Springer eBooks

Constrained Random Simulation -- High Level Verification Languages -- Assertion Languages and Constraints -- Preliminaries -- Constrained Vector Generation -- Constraint Simplification -- More Optimizations -- Constraint Synthesis -- Constraint Diagnosis -- Word-Level Constraint Solving.

Constraint-Based Verifcation covers the emerging field in functional verification of electronic designs thats is now commonly referred to by this name. Topics are developed in the context of a wide range of dynamic and static verification approaches including stimulation, emulation and formal methods. The goal is to show how constraints, or assertions, can be used toward automating the generation of testbenches, resulting in a seamless verifcation flow. Topics such as verification coverage, and connection with assertion-based verification are also covered. Constraint-Based Verification is written for verification engineers, as well as researchers - it explains both methodological and technical issues. Particular stress is given to the latest advances in functional verification.

Para consulta fuera de la UANL se requiere clave de acceso remoto.

Universidad Autónoma de Nuevo León
Secretaría de Extensión y Cultura - Dirección de Bibliotecas @
Soportado en Koha