TEST - Catálogo BURRF
   

Energy-Efficient Communication Processors : Design and Implementation for Emerging Wireless Systems / by Robert Fasthuber, Francky Catthoor, Praveen Raghavan, Frederik Naessens.

Por: Colaborador(es): Tipo de material: TextoTextoEditor: New York, NY : Springer New York : Imprint: Springer, 2013Descripción: xxii, 289 páginas 88 ilustraciones recurso en líneaTipo de contenido:
  • texto
Tipo de medio:
  • computadora
Tipo de portador:
  • recurso en línea
ISBN:
  • 9781461449928
Formatos físicos adicionales: Edición impresa:: Sin títuloClasificación LoC:
  • TK7888.4
Recursos en línea:
Contenidos:
Context and State-of-the-Art -- Processor Template for the Wireless Domain -- Case Study 1: MIMO Detector -- Case Study 2: FIR Filter -- Case study 3: FFT -- Front-End Design for the Processor Template -- Back-End Design for the Processor Template.
Resumen: This book describes a new design approach for energy-efficient, Domain-Specific Instruction set Processor (DSIP) architectures for the wireless baseband domain. The innovative techniques presented enable co-design of algorithms, architectures and technology, for efficient implementation of the most advanced technologies. To demonstrate the feasibility of the author’s design approach, case studies are included for crucial functionality of advanced wireless systems with increased computational performance, flexibility and reusability. Designers using this approach will benefit from reduced development/product costs and greater scalability to future process technology nodes. Describes a DSIP architecture explicitly for the wireless domain, significantly more efficient than methods commonly in use; Includes an efficient DSIP architecture template, which can be reused for specific designs; Uses holistic design approach, considering all relevant requirements and combining many innovative/disruptive design concepts; Enables design portability, given changing target devices.
Valoración
    Valoración media: 0.0 (0 votos)
No hay ítems correspondientes a este registro

Springer eBooks

Context and State-of-the-Art -- Processor Template for the Wireless Domain -- Case Study 1: MIMO Detector -- Case Study 2: FIR Filter -- Case study 3: FFT -- Front-End Design for the Processor Template -- Back-End Design for the Processor Template.

This book describes a new design approach for energy-efficient, Domain-Specific Instruction set Processor (DSIP) architectures for the wireless baseband domain. The innovative techniques presented enable co-design of algorithms, architectures and technology, for efficient implementation of the most advanced technologies. To demonstrate the feasibility of the author’s design approach, case studies are included for crucial functionality of advanced wireless systems with increased computational performance, flexibility and reusability. Designers using this approach will benefit from reduced development/product costs and greater scalability to future process technology nodes. Describes a DSIP architecture explicitly for the wireless domain, significantly more efficient than methods commonly in use; Includes an efficient DSIP architecture template, which can be reused for specific designs; Uses holistic design approach, considering all relevant requirements and combining many innovative/disruptive design concepts; Enables design portability, given changing target devices.

Para consulta fuera de la UANL se requiere clave de acceso remoto.

Universidad Autónoma de Nuevo León
Secretaría de Extensión y Cultura - Dirección de Bibliotecas @
Soportado en Koha