TEST - Catálogo BURRF
   

High-Performance D/A-Converters : Application to Digital Transceivers / by Martin Clara.

Por: Colaborador(es): Tipo de material: TextoTextoSeries Springer Series in Advanced Microelectronics ; 36Editor: Berlin, Heidelberg : Springer Berlin Heidelberg : Imprint: Springer, 2013Descripción: xxii, 283 páginas 201 ilustraciones, 32 ilustraciones en color. recurso en líneaTipo de contenido:
  • texto
Tipo de medio:
  • computadora
Tipo de portador:
  • recurso en línea
ISBN:
  • 9783642312298
Formatos físicos adicionales: Edición impresa:: Sin títuloClasificación LoC:
  • TK5102.9
Recursos en línea:
Contenidos:
Performance Figures of D/A-Converters -- Static Linearity -- Dynamic Linearity -- Noise-shaped D/A-Converters -- Advanced Current Calibration.
Resumen: This book deals with modeling and implementation of high performance, current-steering D/A-converters for digital transceivers in nanometer CMOS technology. In the first part, the fundamental performance limitations of current-steering DACs are discussed. Based on simplified models, closed-form expressions for a number of basic non-ideal effects are derived and tested.  With the knowledge of basic performance limits, the converter and system architecture can be optimized in an early design phase, trading off circuit complexity, silicon area and power dissipation for static and dynamic performance. The second part describes four different current-steering DAC designs in standard 130 nm CMOS. The converters have a resolution in the range of 12-14 bits for an analog bandwidth between 2.2 MHz and 50 MHz and sampling rates from 100 MHz to 350 MHz. Dynamic-Element-Matching (DEM) and advanced dynamic current calibration techniques are employed to minimize the required silicon area.
Valoración
    Valoración media: 0.0 (0 votos)
No hay ítems correspondientes a este registro

Springer eBooks

Performance Figures of D/A-Converters -- Static Linearity -- Dynamic Linearity -- Noise-shaped D/A-Converters -- Advanced Current Calibration.

This book deals with modeling and implementation of high performance, current-steering D/A-converters for digital transceivers in nanometer CMOS technology. In the first part, the fundamental performance limitations of current-steering DACs are discussed. Based on simplified models, closed-form expressions for a number of basic non-ideal effects are derived and tested.  With the knowledge of basic performance limits, the converter and system architecture can be optimized in an early design phase, trading off circuit complexity, silicon area and power dissipation for static and dynamic performance. The second part describes four different current-steering DAC designs in standard 130 nm CMOS. The converters have a resolution in the range of 12-14 bits for an analog bandwidth between 2.2 MHz and 50 MHz and sampling rates from 100 MHz to 350 MHz. Dynamic-Element-Matching (DEM) and advanced dynamic current calibration techniques are employed to minimize the required silicon area.

Para consulta fuera de la UANL se requiere clave de acceso remoto.

Universidad Autónoma de Nuevo León
Secretaría de Extensión y Cultura - Dirección de Bibliotecas @
Soportado en Koha