000			03184nam a22003855i 4500
001			280312
003			MX-SnUAN
005			20160429154019.0
007			cr nn 008mamaa
008			150903s2008 xxu| o |||| 0|eng d
020			_a9780387726717 _99780387726717
024	7		_a10.1007/9780387726717 _2doi
035			_avtls000332286
039		9	_a201509030222 _bVLOAD _c201404122107 _dVLOAD _c201404091838 _dVLOAD _y201402041025 _zstaff
040			_aMX-SnUAN _bspa _cMX-SnUAN _erda
050		4	_aTK7888.4
100	1		_aHamblen, James O. _eautor _9302061
245	1	0	_aRapid Prototyping of Digital Systems / _cby James O. Hamblen, Tyson S. Hall, Michael D. Furman.
264		1	_aBoston, MA : _bSpringer US, _c2008.
300			_axvii, 411 páginas _brecurso en línea.
336			_atexto _btxt _2rdacontent
337			_acomputadora _bc _2rdamedia
338			_arecurso en línea _bcr _2rdacarrier
347			_aarchivo de texto _bPDF _2rda
500			_aSpringer eBooks
505	0		_aTutorial I: The 15 Minute Design -- FPGA Development Board Hardware and I/O Features -- Programmable Logic Technology -- Tutorial II: Sequential Design and Hierarchy -- FPGAcore Library Functions -- Using VHDL for Synthesis of Digital Hardware -- Using Verilog for Synthesis of Digital Hardware -- State Machine Design: The Electric Train Controller -- A Simple Computer Design: The ?P 3 -- VGA Video Display Generation using FPGAs -- Interfacing to the PS/2 Keyboard and Mouse -- Legacy Digital I/O Interfacing Standards -- FPGA Robotics Projects -- A RISC Design: Synthesis of the MIPS Processor Core -- Introducing System-on-a-Programmable-Chip -- Tutorial III: Nios II Processor Software Development -- Tutorial IV: Nios II Processor Hardware Design -- Operating System Support for SOPC Design.
520			_aRAPID PROTOTYPING OF DIGITAL SYSTEMS provides an exciting and challenging environment for rapidly adapting System-on-a-Programmable Chip (SOPC) technology to existing designs or integrating the new design methods into a laboratory component for digital logic, computer and embedded-design curriculums. New to this edition is an introduction to embedded operating systems for SOPC designs. Featuring four accelerated tutorials on the Quartus II and Nios II design environments, this edition progresses from introductory programmable logic to full-scale SOPC design seamlessly integrating hardware implementation, software development, operating system support, state-of-the-art I/O, and IP cores. This edition features Altera's new 7.1 Quartus II CAD and Nios II SOPC tools and includes projects for Altera's DE1, DE2, UP3, UP2, and UP1 FPGA development boards.
590			_aPara consulta fuera de la UANL se requiere clave de acceso remoto.
700	1		_aHall, Tyson S. _eautor _9302062
700	1		_aFurman, Michael D. _eautor _9302063
710	2		_aSpringerLink (Servicio en línea) _9299170
776	0	8	_iEdición impresa: _z9780387726700
856	4	0	_uhttp://remoto.dgb.uanl.mx/login?url=http://dx.doi.org/10.1007/978-0-387-72671-7 _zConectar a Springer E-Books (Para consulta externa se requiere previa autentificación en Biblioteca Digital UANL)
942			_c14
999			_c280312 _d280312