| 000 | 02643nam a22003735i 4500 | ||
|---|---|---|---|
| 001 | 282657 | ||
| 003 | MX-SnUAN | ||
| 005 | 20160429154200.0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 150903s2006 ne | o |||| 0|eng d | ||
| 020 |
_a9781402048227 _99781402048227 |
||
| 024 | 7 |
_a10.1007/140204822-X _2doi |
|
| 035 | _avtls000334924 | ||
| 039 | 9 |
_a201509030225 _bVLOAD _c201404120904 _dVLOAD _c201404090643 _dVLOAD _y201402041246 _zstaff |
|
| 040 |
_aMX-SnUAN _bspa _cMX-SnUAN _erda |
||
| 050 | 4 | _aTK7888.4 | |
| 100 | 1 |
_aWehmeyer, Lars. _eautor _9309568 |
|
| 245 | 1 | 0 |
_aFast, Efficient and Predictable Memory Accesses : _bOptimization Algorithms for Memory Architecture Aware Compilation / _cby Lars Wehmeyer, Peter Marwedel. |
| 264 | 1 |
_aDordrecht : _bSpringer Netherlands, _c2006. |
|
| 300 |
_axI, 257 páginas _brecurso en línea. |
||
| 336 |
_atexto _btxt _2rdacontent |
||
| 337 |
_acomputadora _bc _2rdamedia |
||
| 338 |
_arecurso en línea _bcr _2rdacarrier |
||
| 347 |
_aarchivo de texto _bPDF _2rda |
||
| 500 | _aSpringer eBooks | ||
| 505 | 0 | _aAbstract -- Models and Tools -- Scratchpad Memory Optimizations -- Main Memory Optimizations -- Register File Optimization -- Summary -- Future Work. | |
| 520 | _aFast, Efficient and Predictable Memory Accesses presents techniques for designing fast, energy-efficient and timing predictable memory systems. By using a careful combination of compiler optimizations and architectural improvements, we can achieve more than what would be feasible at one of the levels in isolation. The described optimization algorithms achieve the goals of high performance and low energy consumption. In addition to these benefits, the use of scratchpad memories significantly improves the timing predictability of the entire system, leading to tighter worst case execution time bounds (WCET). The WCET is a relevant design parameter for all timing critical systems. In addition, the book covers algorithms to exploit the power down modes of main memories in SDRAM technology, as well as the execute-in-place feature of Flash memories. The final chapter considers the impact of the register file, which is also part of the memory hierarchy. | ||
| 590 | _aPara consulta fuera de la UANL se requiere clave de acceso remoto. | ||
| 700 | 1 |
_aMarwedel, Peter. _eautor _9302745 |
|
| 710 | 2 |
_aSpringerLink (Servicio en línea) _9299170 |
|
| 776 | 0 | 8 |
_iEdición impresa: _z9781402048210 |
| 856 | 4 | 0 |
_uhttp://remoto.dgb.uanl.mx/login?url=http://dx.doi.org/10.1007/1-4020-4822-X _zConectar a Springer E-Books (Para consulta externa se requiere previa autentificación en Biblioteca Digital UANL) |
| 942 | _c14 | ||
| 999 |
_c282657 _d282657 |
||