000 | 03830nam a22003975i 4500 | ||
---|---|---|---|
001 | 289074 | ||
003 | MX-SnUAN | ||
005 | 20160429154656.0 | ||
007 | cr nn 008mamaa | ||
008 | 150903s2012 xxu| o |||| 0|eng d | ||
020 |
_a9781461414278 _99781461414278 |
||
024 | 7 |
_a10.1007/9781461414278 _2doi |
|
035 | _avtls000340586 | ||
039 | 9 |
_a201509030349 _bVLOAD _c201404300417 _dVLOAD _y201402061029 _zstaff |
|
040 |
_aMX-SnUAN _bspa _cMX-SnUAN _erda |
||
050 | 4 | _aTK7888.4 | |
100 | 1 |
_aKa?mierski, Tom J. _eeditor. _9313773 |
|
245 | 1 | 0 |
_aSystem Specification and Design Languages : _bSelected Contributions from FDL 2010 / _cedited by Tom J. Ka?mierski, Adam Morawiec. |
250 | _a1. | ||
264 | 1 |
_aNew York, NY : _bSpringer New York, _c2012. |
|
300 |
_axii, 254 páginas 127 ilustraciones _brecurso en línea. |
||
336 |
_atexto _btxt _2rdacontent |
||
337 |
_acomputadora _bc _2rdamedia |
||
338 |
_arecurso en línea _bcr _2rdacarrier |
||
347 |
_aarchivo de texto _bPDF _2rda |
||
490 | 0 |
_aLecture Notes in Electrical Engineering, _x1876-1100 ; _v106 |
|
500 | _aSpringer eBooks | ||
505 | 0 | _aFormal Hardware/Software Co-verification of Application Specific Instruction Set Processors -- Evaluating Debugging Algorithms from a Qualitative Perspective -- Mapping of Concurrent Object-oriented Models to Extend Real-time Task Networks -- SystemC-A Modelling of Mixed-technology Systems with Distributed Behaviour -- A Framework for Interactive Refinement of Mixed HW/SW/Analog Systems -- Bottom-up Verification for CMOS Photonic Linear Heterogeneous System -- Towards Abstract Analysis Techniques for Range Based System Simulations -- Modeling Time-triggered Architecture Based Real-time Systems Using SystemC -- Towards the Development of a Set of Transaction Level Models - A Feature-oriented Approach -- Rapid Prototyping of Complex HW/SW Systems Using a Timing and Power Aware ESL Framework -- Towards Accurate Source-level Annotation of Low-level Properties Obtained from Optimized Binary Code -- Architecture Specifications in C?aSH -- SyReC: A Programming Language for Synthesis of Reversible Circuits -- Logical Time @ Work: Capturing Data Dependencies and Platform Constraints -- Formal Support for Untimed MARTE-SystemC Interoperability. | |
520 | _aThis book brings together a selection of the best papers from the thirteenth edition of the Forum on specification and Design Languages Conference (FDL), which was held in Southampton, UK in September 2010. FDL is a well established international forum devoted to dissemination of research results, practical experiences and new ideas in the application of specification, design and verification languages to the design, modelling and verification of integrated circuits, complex hardware/software embedded systems, and mixed-technology systems. Covers design verification, automatic synthesis and mechanized debug aids; Includes language-based modeling and design techniques for embedded systems; Covers design, modeling and verification of mixed physical domain and mixed signal systems that include significant analog parts in electrical and non-electrical domains; Includes formal and semi-formal system level design methods for complex embedded systems based on the Unified Modelling Language (UML) and Model Driven Engineering (MDE). | ||
590 | _aPara consulta fuera de la UANL se requiere clave de acceso remoto. | ||
700 | 1 |
_aMorawiec, Adam. _eeditor. _9308953 |
|
710 | 2 |
_aSpringerLink (Servicio en línea) _9299170 |
|
776 | 0 | 8 |
_iEdición impresa: _z9781461414261 |
856 | 4 | 0 |
_uhttp://remoto.dgb.uanl.mx/login?url=http://dx.doi.org/10.1007/978-1-4614-1427-8 _zConectar a Springer E-Books (Para consulta externa se requiere previa autentificación en Biblioteca Digital UANL) |
942 | _c14 | ||
999 |
_c289074 _d289074 |