000 03888nam a22003975i 4500
001 310851
003 MX-SnUAN
005 20160429160427.0
007 cr nn 008mamaa
008 150903s2009 ne | o |||| 0|eng d
020 _a9789048124275
_99789048124275
024 7 _a10.1007/9789048124275
_2doi
035 _avtls000365050
039 9 _a201509030709
_bVLOAD
_c201405070406
_dVLOAD
_y201402211243
_zstaff
040 _aMX-SnUAN
_bspa
_cMX-SnUAN
_erda
050 4 _aTK7888.4
100 1 _aVoros, Nikolaos S.
_eeditor.
_9302391
245 1 0 _aDynamic System Reconfiguration in Heterogeneous Platforms :
_bThe MORPHEUS Approach /
_cedited by Nikolaos S. Voros, Alberto Rosti, Michael Hübner.
264 1 _aDordrecht :
_bSpringer Netherlands,
_c2009.
300 _brecurso en línea.
336 _atexto
_btxt
_2rdacontent
337 _acomputadora
_bc
_2rdamedia
338 _arecurso en línea
_bcr
_2rdacarrier
347 _aarchivo de texto
_bPDF
_2rda
490 0 _aLecture Notes in Electrical Engineering,
_x1876-1100 ;
_v40
500 _aSpringer eBooks
505 0 _ato MORPHEUS -- State of the Art -- The MORPHEUS Architecture -- MORPHEUS Architecture Overview -- Flexeos Embedded FPGA Solution -- The Dream Digital Signal Processor -- XPP-III -- The Hardware Services -- The MORPHEUS Data Communication and Storage Infrastructure -- The Integrated Tool Chain -- Overall MORPHEUS Toolset Flow -- The Molen Organisation and Programming Paradigm -- Control of Dynamic Reconfiguration -- Specification Tools for Spatial Design -- Spatial Design -- The Applications -- Real-Time Digital Film Processing -- Ethernet Based In-Service Reconfiguration of SoCs in Telecommunication Networks -- Homeland Security – Image Processing for Intelligent Cameras -- PHY-Layer of 802.16 Mobile Wireless on a Hardware Accelerated SoC -- Concluding Section -- Conclusions -- Training -- Dissemination of MORPHEUS Results -- Exploitation from the MORPHEUS Project -- Project Management.
520 _aDynamic System Reconfiguration in Heterogeneous Platforms defines the MORPHEUS platform that can join the performance density advantage of reconfigurable technologies and the easy control capabilities of general purpose processors. It consists of a System-on-Chip made of a scalable system infrastructure hosting heterogeneous reconfigurable accelerators, providing dynamic reconfiguration capabilities and data-stream management capabilities. Moreover a toolset which offers a software-oriented approach for implementing data intensive applications on the chip is presented. The toolset provides application design process based on high level programming languages as much as possible. Various applications from differnt domains have been selected to drive the development of the project in assessing the MORPHEUS concept about its computing performance, utilization flexibility and productivity. The emerging IEEE 802.16j standard for Mobile Broadband Wireless Access systems is the base for a first type of applications. The second application is in the area of telecommunication networks which requires data rates up to 40 Gbit/s per single line. A third application is about huge digital postprocessing of the films captured by digital camera or film scanners in resolutions up to 4K. The fourth application is about image processing for intelligent cameras.
590 _aPara consulta fuera de la UANL se requiere clave de acceso remoto.
700 1 _aRosti, Alberto.
_eeditor.
_9351830
700 1 _aHübner, Michael.
_eeditor.
_9313589
710 2 _aSpringerLink (Servicio en línea)
_9299170
776 0 8 _iEdición impresa:
_z9789048124268
856 4 0 _uhttp://remoto.dgb.uanl.mx/login?url=http://dx.doi.org/10.1007/978-90-481-2427-5
_zConectar a Springer E-Books (Para consulta externa se requiere previa autentificación en Biblioteca Digital UANL)
942 _c14
999 _c310851
_d310851